Sciweavers

453 search results - page 75 / 91
» Designing hardware with dynamic memory abstraction
Sort
View
CASES
2007
ACM
15 years 1 months ago
Eliminating inter-process cache interference through cache reconfigurability for real-time and low-power embedded multi-tasking
We propose a technique which leverages configurable data caches to address the problem of cache interference in multitasking embedded systems. Data caches are often necessary to p...
Rakesh Reddy, Peter Petrov
77
Voted
DAC
2000
ACM
15 years 10 months ago
Hardware-software co-design of embedded reconfigurable architectures
In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically re...
Yanbing Li, Tim Callahan, Ervan Darnell, Randolph ...
69
Voted
ISCAS
2007
IEEE
95views Hardware» more  ISCAS 2007»
15 years 3 months ago
An Incomplete Settling Technique for Pipelined Analog-to-Digital Converters
—This paper presents an incomplete settling design technique for switched-capacitor pipelined analog-to-digital converters (ADCs) to improve conversion rate. An improved multiply...
Fule Li, Zhihua Wang, Dongmei Li
TVCG
1998
121views more  TVCG 1998»
14 years 9 months ago
Interactive Volume Navigation
—Volume navigation is the interactive exploration of volume data sets by “flying” the viewpoint through the data, producing a volume rendered view at each frame. We present a...
Martin L. Brady, Kenneth K. Jung, H. T. Nguyen, Th...
ICDE
2010
IEEE
202views Database» more  ICDE 2010»
15 years 9 months ago
Generating code for holistic query evaluation
We present the application of customized code generation to database query evaluation. The idea is to use a collection of highly efficient code templates and dynamically instantiat...
Konstantinos Krikellas, Marcelo Cintra, Stratis Vi...