Sciweavers

1226 search results - page 114 / 246
» Designing systems-on-chip using cores
Sort
View
116
Voted
ER
2007
Springer
190views Database» more  ER 2007»
15 years 7 months ago
The CIDOC Conceptual Reference Model - A New Standard for Knowledge Sharing
The tutorial first addresses requirements and semantic problems to integrate digital information into large scale, meaningful networks of knowledge that support not only access to...
Martin Doerr, Christian-Emil Ore, Stephen Stead
ICCAD
2000
IEEE
95views Hardware» more  ICCAD 2000»
15 years 6 months ago
Test of Future System-on-Chips
Spurred by technology leading to the availability of millions of gates per chip, system-level integration is evolving as a new paradigm, allowing entire systems to be built on a s...
Yervant Zorian, Sujit Dey, Mike Rodgers
DATE
2008
IEEE
79views Hardware» more  DATE 2008»
15 years 8 months ago
System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture
Microcontrollers are the core part of automotive Electronic Control Units (ECUs). A significant investment of the ECU manufacturers and even their customers is linked to the speci...
Albrecht Mayer, Frank Hellwig
99
Voted
PVM
2001
Springer
15 years 6 months ago
An Architecture for a Multi-threaded Harness Kernel
Abstract. Harness is a reconÞgurable, heterogeneous distributed metacomputing framework for the dynamic conÞguration of distributed virtual machines, through the use of parallel ...
Wael R. Elwasif, David E. Bernholdt, James Arthur ...
ASPLOS
2008
ACM
15 years 3 months ago
Accurate branch prediction for short threads
Multi-core processors, with low communication costs and high availability of execution cores, will increase the use of execution and compilation models that use short threads to e...
Bumyong Choi, Leo Porter, Dean M. Tullsen