Sciweavers

1226 search results - page 124 / 246
» Designing systems-on-chip using cores
Sort
View
ISCAS
2002
IEEE
84views Hardware» more  ISCAS 2002»
15 years 6 months ago
Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits
A latchup current self-stop methodology and circuit design, which are used to prevent damage in the bulk CMOS integrated circuits due to latchup, are proposed in this paper. In a ...
Jeng-Jie Peng, Ming-Dou Ker, Hsin-Chin Jiang
ICCAD
1996
IEEE
77views Hardware» more  ICCAD 1996»
15 years 5 months ago
Power optimization in disk-based real-time application specific systems
While numerous power optimization techniques have been at all levels of design process abstractions for electronic components, until now, power minimization in mixed mechanical-el...
Inki Hong, Miodrag Potkonjak
CODES
2001
IEEE
15 years 5 months ago
Hardware/software partitioning of embedded system in OCAPI-xl
The implementation of embedded networked appliances requires a mix of processor cores and HW accelerators on a single chip. When designing such complex and heterogeneous SoCs, the...
Geert Vanmeerbeeck, Patrick Schaumont, Serge Verna...
AIS
2006
Springer
15 years 1 months ago
"Carnivore personal edition": exploring distributed data surveillance
The goal of this paper is to offer, in straight forward terms, some practical insight into distributed data surveillance. I will use the software project Carnivore as a case study....
Alexander R. Galloway
CAI
2004
Springer
15 years 1 months ago
An Evolvable Combinational Unit for FPGAs
A complete hardware implementation of an evolvable combinational unit for FPGAs is presented. The proposed combinational unit consisting of a virtual reconfigurable circuit and evo...
Lukás Sekanina, Stepan Friedl