Sciweavers

1226 search results - page 131 / 246
» Designing systems-on-chip using cores
Sort
View
DAC
2002
ACM
16 years 2 months ago
A fast on-chip profiler memory
Profiling an application executing on a microprocessor is part of the solution to numerous software and hardware optimization and design automation problems. Most current profilin...
Roman L. Lysecky, Susan Cotterell, Frank Vahid
MICRO
2008
IEEE
114views Hardware» more  MICRO 2008»
15 years 8 months ago
Toward a multicore architecture for real-time ray-tracing
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
Venkatraman Govindaraju, Peter Djeu, Karthikeyan S...
CF
2006
ACM
15 years 7 months ago
Dynamic thread assignment on heterogeneous multiprocessor architectures
In a multi-programmed computing environment, threads of execution exhibit different runtime characteristics and hardware resource requirements. Not only do the behaviors of distin...
Michela Becchi, Patrick Crowley
KRMED
2008
15 years 3 months ago
Essential SNOMED: Simplifying SNOMED-CT and supporting Integration with Health Information Models
SNOMED CT (SCT) has been designed and implemented in an era when health computer systems generally required terminology representations in the form of singular precoordinated conc...
Peter MacIsaac, Donald Walker, Rachel L. Richesson...
DSD
2006
IEEE
159views Hardware» more  DSD 2006»
15 years 7 months ago
Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions
Region concept helps to accommodate cores larger than the tile size in mesh topology NoC architectures. In addition, it offers many new opportunities for NoC design, as well as pr...
Rickard Holsmark, Maurizio Palesi, Shashi Kumar