Sciweavers

1226 search results - page 132 / 246
» Designing systems-on-chip using cores
Sort
View
GLVLSI
2005
IEEE
132views VLSI» more  GLVLSI 2005»
15 years 7 months ago
FPGA implementation of a modular and pipelined WF scheduler for high speed OC192 networks
In this paper we propose an FPGA implementation of a multi protocol Weighted Fair (WF) queuing algorithm able to handle variable length packets targeted for Packet Over Sonet (POS...
Abdallah Merhebi, Otmane Aït Mohamed
CHI
2007
ACM
15 years 5 months ago
Fast-tracking product innovation
This paper describes the coming-of-age of an analytical application that was built using agile development processes, tightly interlinked with an iterative user experience methodo...
Daniela K. Busse
HPDC
2010
IEEE
15 years 2 months ago
Scalability of communicators and groups in MPI
As the number of cores inside compute clusters continues to grow, the scalability of MPI (Message Passing Interface) is important to ensure that programs can continue to execute o...
Humaira Kamal, Seyed M. Mirtaheri, Alan Wagner
116
Voted
HPCA
2011
IEEE
14 years 5 months ago
HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor
Queues are commonly used in multithreaded programs for synchronization and communication. However, because software queues tend to be too expensive to support finegrained paralle...
Sanghoon Lee, Devesh Tiwari, Yan Solihin, James Tu...
SIGCSE
2009
ACM
168views Education» more  SIGCSE 2009»
16 years 2 months ago
Bringing big systems to small schools: distributed systems for undergraduates
Distributed applications have become a core component of the Internet's infrastructure. However, many undergraduate curriculums, especially at small colleges, do not offer co...
Jeannie R. Albrecht