Sciweavers

1226 search results - page 143 / 246
» Designing systems-on-chip using cores
Sort
View
ICCAD
2006
IEEE
126views Hardware» more  ICCAD 2006»
15 years 10 months ago
Optimizing yield in global routing
We present the first efficient approach to global routing that takes spacing-dependent costs into account and provably finds a near-optimum solution including these costs. We sh...
Dirk Müller
104
Voted
ICCAD
2002
IEEE
124views Hardware» more  ICCAD 2002»
15 years 10 months ago
Interface specification for reconfigurable components
This paper presents a way of encoding some kinds of dynamic reconfiguration behaviour in the interface portion of circuit descriptions. This has many advantages. The user of a rec...
Satnam Singh
IPPS
2009
IEEE
15 years 8 months ago
An analysis of the impact of multi-threading on communication performance
Although processors become massively multicore and therefore new programming models mix message passing and multi-threading, the effects of threads on communication libraries rema...
François Trahay, Elisabeth Brunet, Alexandr...
FDL
2007
IEEE
15 years 7 months ago
Time Modeling in MARTE
This article introduces the Time Model subprofile of MARTE, a new OMG UML Profile dedicated to Modeling and Analysis of Real-Time and Embedded systems. After a brief presentatio...
Robert de Simone, Charles André
DELTA
2006
IEEE
15 years 7 months ago
A Hardware Implementation of Layer 2 MPLS
This paper presents a hardware architecture for layer 2 Multi Protocol Label Switching (MPLS). MPLS is a protocol framework used primarily to prioritize internet traffic and impro...
Raymond Peterkin, Dan Ionescu