Sciweavers

1226 search results - page 194 / 246
» Designing systems-on-chip using cores
Sort
View
ARCS
2010
Springer
15 years 7 months ago
How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT
This paper describes how a superscalar in-order processor must be modified to support Simultaneous Multithreading (SMT) such that time-predictability is preserved for hard real-ti...
Jörg Mische, Irakli Guliashvili, Sascha Uhrig...
CNSR
2008
IEEE
140views Communications» more  CNSR 2008»
15 years 7 months ago
An Approach for Optimal Bandwidth Allocation in Packet Processing Systems
The increasing demand for more bandwidth and the increased application variety fuel the need for high performance network processors. A simple but highly repetitive task performed...
Mahmood Ahmadi, Stephan Wong
ICASSP
2008
IEEE
15 years 7 months ago
ITU-T G.EV-VBR baseline codec
We present the G.EV-VBR winning candidate codec recently selected by Question 9 of Study Group 16 (Q9/16) of ITU-T as a baseline for the development of a scalable solution for wid...
Milan Jelinek, Tommy Vaillancourt, A. Erdem Ertan,...
SIES
2008
IEEE
15 years 7 months ago
Performance evaluation of a java chip-multiprocessor
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
Christof Pitter, Martin Schoeberl
IPSN
2007
Springer
15 years 7 months ago
Active sensing platform for wireless structural health monitoring
This paper presents SHiMmer, a wireless platform for sensing and actuation that combines localized processing with energy harvesting to provide long-lived structural health monito...
D. Musiani, K. Lin, Tajana Simunic Rosing