1226 search results - page 209 / 246 » Designing systems-on-chip using cores |
104
click to vote
ISCA
2010
IEEE
15 years 6 months ago
2010
IEEE
Light-weight, flexible access control, which allows software to regulate reads and writes to any granularity of memory region, can help improve the reliability of today’s multi...
121
click to vote
CAL
2007
15 years 1 months ago
2007
—The design of scalable and reliable interconnection networks for multicore chips (NoCs) introduces new design constraints like power consumption, area, and ultra low latencies. ...
127
click to vote
HIPC
2009
Springer
14 years 11 months ago
2009
Springer
Large scale compute clusters continue to grow to ever-increasing proportions. However, as clusters and applications continue to grow, the Mean Time Between Failures (MTBF) has redu...
110
click to vote
DAC
2008
ACM
16 years 2 months ago
2008
ACM
In modular testing of system-on-a-chip (SoC), test access mechanisms (TAMs) are used to transport test data between the input/output pins of the SoC and the cores under test. Prio...
218
click to vote
SIGMOD
2009
ACM
16 years 1 months ago
2009
ACM
Labeling schemes lie at the core of query processing for many XML database management systems. Designing labeling schemes for dynamic XML documents is an important problem that ha...