Sciweavers

1226 search results - page 210 / 246
» Designing systems-on-chip using cores
Sort
View
SIGCOMM
2009
ACM
15 years 7 months ago
BCube: a high performance, server-centric network architecture for modular data centers
This paper presents BCube, a new network architecture specifically designed for shipping-container based, modular data centers. At the core of the BCube architecture is its serve...
Chuanxiong Guo, Guohan Lu, Dan Li, Haitao Wu, Xuan...
ICS
2007
Tsinghua U.
15 years 7 months ago
Cooperative cache partitioning for chip multiprocessors
This paper presents Cooperative Cache Partitioning (CCP) to allocate cache resources among threads concurrently running on CMPs. Unlike cache partitioning schemes that use a singl...
Jichuan Chang, Gurindar S. Sohi
SIGITE
2005
ACM
15 years 6 months ago
A cross-collegiate analysis of software development course content
Many undergraduate IT programs recognize that their graduates will find jobs as software developers. As such, software development (analysis and design) courses are often a core r...
Timothy Burns, Robb Klashner
MOBICOM
2003
ACM
15 years 6 months ago
DIRAC: a software-based wireless router system
Routers are expected to play an important role in the IPbased wireless data network. Although a substantial number of techniques have been proposed to improve wireless network per...
Petros Zerfos, Gary Zhong, Jerry Cheng, Haiyun Luo...
ISCA
2010
IEEE
163views Hardware» more  ISCA 2010»
15 years 6 months ago
WiDGET: Wisconsin decoupled grid execution tiles
The recent paradigm shift to multi-core systems results in high system throughput within a specified power budget. However, future systems still require good single thread perfor...
Yasuko Watanabe, John D. Davis, David A. Wood