Sciweavers

1226 search results - page 31 / 246
» Designing systems-on-chip using cores
Sort
View
IESA
2007
15 years 2 months ago
UN/CEFACT Core Components as the basis for structured business communication by SMEs, employing auto-generated, user adjustable
In this paper a methodology is presented to generate webforms for business documents directly from XML schemas. XML Schemas that are based on the UN/CEFACT Naming and Design Rules ...
Fred van Blommestein, Bertjan Broeksema
VLSID
2002
IEEE
98views VLSI» more  VLSID 2002»
16 years 1 months ago
On Test Scheduling for Core-Based SOCs
We present a mathematical model for the problem of scheduling tests for core-based system-on-chip (SOC) VLSI designs. Given a set of tests for each core in the SOC and a set of te...
Sandeep Koranne
SBACPAD
2005
IEEE
139views Hardware» more  SBACPAD 2005»
15 years 6 months ago
Chained In-Order/Out-of-Order DoubleCore Architecture
Complexity is one of the most important problems facing microarchitects. It is exacerbated by the application of optimizations, by scaling to higher issue widths and, in general, ...
Miquel Pericàs, Adrián Cristal, Rube...
WWW
2007
ACM
16 years 2 months ago
Yago: a core of semantic knowledge
We present YAGO, a light-weight and extensible ontology with high coverage and quality. YAGO builds on entities and relations and currently contains more than 1 million entities a...
Fabian M. Suchanek, Gjergji Kasneci, Gerhard Weiku...
RTAS
2008
IEEE
15 years 7 months ago
WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches
Multi-core chips have been increasingly adopted by microprocessor industry. For real-time systems to safely harness the potential of multi-core computing, designers must be able t...
Jun Yan, Wei Zhang