Sciweavers

1226 search results - page 45 / 246
» Designing systems-on-chip using cores
Sort
View
ECBS
1999
IEEE
92views Hardware» more  ECBS 1999»
15 years 5 months ago
A Seed for a STEP Application Protocol for Systems Engineering
An information model supporting core systems engineering design data is presented. The model provides, in conjunction with STEP (ISO 10303) framework services, an infrastructure t...
Erik Herzog, Anders Törne
ISQED
2009
IEEE
136views Hardware» more  ISQED 2009»
15 years 8 months ago
NBTI aware workload balancing in multi-core systems
—As device feature size continues to shrink, reliability becomes a severe issue due to process variation, particle-induced transient errors, and transistor wear-out/stress such a...
Jin Sun, Avinash Karanth Kodi, Ahmed Louri, Janet ...
RSP
2005
IEEE
15 years 7 months ago
Prototyping a Residential Gateway Using Xilinx ISE
This paper presents a residential gateway (RG) prototyping process using Xilinx Integrated Software Environment (ISE) version 6.1i. The RG was designed for broadband residential m...
S. W. Song, J. D. Zheng, William B. Gardner
WSC
2008
15 years 3 months ago
A simulation based system for analysis and design of production control systems
We present aspects of a simulated based system for analyzing and designing production control systems. The core of the system is a simulation of a manufacturing system operating w...
Corinne MacDonald, Eldon A. Gunn
ASPDAC
2007
ACM
122views Hardware» more  ASPDAC 2007»
15 years 5 months ago
A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications
- The use of reconfigurable cores in system on chip (SoC) designs is increasingly becoming a trend. Such cores are being used for their flexibility, powerful functionality and low ...
Zhenyu Liu, Tughrul Arslan, Ahmet T. Erdogan