Sciweavers

1226 search results - page 53 / 246
» Designing systems-on-chip using cores
Sort
View
ASPLOS
2010
ACM
15 years 7 months ago
COMPASS: a programmable data prefetcher using idle GPU shaders
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
Dong Hyuk Woo, Hsien-Hsin S. Lee
LAWEB
2007
IEEE
15 years 7 months ago
Designing the Interface of Rich Internet Applications
In this paper we present a novel approach for designing the interface of rich internet applications. Our approach uses ract Data Views (ADV) design model allowing expressing in a ...
Matias Urbieta, Gustavo Rossi, Jeronimo Ginzburg, ...
ICC
2007
IEEE
131views Communications» more  ICC 2007»
15 years 7 months ago
An FPGA-based MVDR Beamformer Using Dichotomous Coordinate Descent Iterations
— The FPGA design of an adaptive antenna array beamformer is presented. The complex-valued array weights are calculated using the MVDR algorithm whose implementation is based on ...
Jie Liu, Ben Weaver, Yuriy V. Zakharov, George Whi...
FPL
2009
Springer
179views Hardware» more  FPL 2009»
15 years 5 months ago
Building heterogeneous reconfigurable systems using threads
Field Programmable Gate Arrays (FPGAs) have long held the promise of allowing designers to create systems with performance levels close to custom circuits but with a software-like...
Jason Agron, David L. Andrews
ASYNC
2003
IEEE
119views Hardware» more  ASYNC 2003»
15 years 6 months ago
Asynchronous DRAM Design and Synthesis
We present the design of a high performance on-chip pipelined asynchronous DRAM suitable for use in a microprocessor cache. Although traditional DRAM structures suffer from long a...
Virantha N. Ekanayake, Rajit Manohar