Sciweavers

1226 search results - page 73 / 246
» Designing systems-on-chip using cores
Sort
View
HOTNETS
2010
14 years 8 months ago
Using strongly typed networking to architect for tussle
Today's networks discriminate towards or against traffic for a wide range of reasons, and in response end users and their applications increasingly attempt to evade monitorin...
Chitra Muthukrishnan, Vern Paxson, Mark Allman, Ad...
ICASSP
2008
IEEE
15 years 7 months ago
Accurate models for estimating area and power of FPGA implementations
This paper presents accurate area and power estimation models for implementations using FPGAs from the Xilinx Virtex-2Pro family. These models are designed to facilitate efficien...
Lanping Deng, Kanwaldeep Sobti, Chaitali Chakrabar...
DAC
2010
ACM
15 years 5 months ago
Cost-aware three-dimensional (3D) many-core multiprocessor design
The emerging three-dimensional integrated circuit (3D IC) is beneficial for various applications from both area and performance perspectives. While the general trend in processor...
Jishen Zhao, Xiangyu Dong, Yuan Xie
IRI
2003
IEEE
15 years 6 months ago
Component-Based Design and Integration of a Distributed Multimedia Management System
Abstract – In order to fulfill the functional requirements of multimedia management systems while achieving the efficiency and reliability at the same time, we adopt the compone...
Shu-Ching Chen, Mei-Ling Shyu, Na Zhao, Chengcui Z...
ISLPED
2004
ACM
88views Hardware» more  ISLPED 2004»
15 years 6 months ago
Architecting voltage islands in core-based system-on-a-chip designs
Voltage islands enable core-level power optimization for Systemon-Chip (SoC) designs by utilizing a unique supply voltage for each core. Architecting voltage islands involves isla...
Jingcao Hu, Youngsoo Shin, Nagu R. Dhanwada, Radu ...