Sciweavers

1226 search results - page 89 / 246
» Designing systems-on-chip using cores
Sort
View
DALT
2008
Springer
15 years 3 months ago
Using Temporal Logic to Integrate Goals and Qualitative Preferences into Agent Programming
The core capability of a rational agent is to choose its next action in a rational fashion, a capability that can be put to good use by a designer to satisfy the design objectives ...
Koen V. Hindriks, M. Birna van Riemsdijk
AIIA
2005
Springer
15 years 7 months ago
Solving Italian Crosswords Using the Web
We designed and implemented a software system, called WebCrow, that represents the first solver for Italian crosswords and the first system that tackles a language game using the...
Giovanni Angelini, Marco Ernandes, Marco Gori
ISCA
2005
IEEE
166views Hardware» more  ISCA 2005»
15 years 7 months ago
Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines
One of the most important problems faced by microarchitecture designers is the poor scalability of some of the current solutions with increased clock frequencies and wider pipelin...
Emil Talpes, Diana Marculescu
ICCAD
2008
IEEE
103views Hardware» more  ICCAD 2008»
15 years 10 months ago
Hardware protection and authentication through netlist level obfuscation
—Hardware Intellectual Property (IP) cores have emerged as an integral part of modern System–on–Chip (SoC) designs. However, IP vendors are facing major challenges to protect...
Rajat Subhra Chakraborty, Swarup Bhunia
DSD
2003
IEEE
138views Hardware» more  DSD 2003»
15 years 6 months ago
A Two-step Genetic Algorithm for Mapping Task Graphs to a Network on Chip Architecture
Network on Chip (NoC) is a new paradigm for designing core based System on Chip which supports high degree of reusability and is scalable. In this paper we describe an efficient t...
Tang Lei, Shashi Kumar