Sciweavers

1226 search results - page 90 / 246
» Designing systems-on-chip using cores
Sort
View
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
15 years 6 months ago
Data marshaling for multi-core architectures
Previous research has shown that Staged Execution (SE), i.e., dividing a program into segments and executing each segment at the core that has the data and/or functionality to bes...
M. Aater Suleman, Onur Mutlu, José A. Joao,...
ECOOP
2007
Springer
15 years 5 months ago
Non-null References by Default in Java: Alleviating the Nullity Annotation Burden
With the advent of Java 5 annotations, we note a marked increase in the availability of tools that can statically detect potential null dereferences. For such tools to be truly eff...
Patrice Chalin, Perry R. James
AIL
2007
104views more  AIL 2007»
15 years 1 months ago
Commonsense Causal Explanation in a Legal Domain
In this paper, we present an approach to commonsense causal explanation of stories that can be used for automatically determining the liable party in legal case descriptions. The a...
Rinke Hoekstra, Joost Breuker
NAR
2008
119views more  NAR 2008»
15 years 1 months ago
MALISAM: a database of structurally analogous motifs in proteins
MALISAM (manual alignments for structurally analogous motifs) represents the first database containing pairs of structural analogs and their alignments. To find reliable analogs, ...
Hua Cheng, Bong-Hyun Kim, Nick V. Grishin
RTAS
2005
IEEE
15 years 7 months ago
VPN Gateways over Network Processors: Implementation and Evaluation
Networking applications, such as VPN and content filtering, demand extra computing power in order to meet the throughput requirement nowadays. In addition to pure ASIC solutions, ...
Yi-Neng Lin, Chiuan-Hung Lin, Ying-Dar Lin, Yuan-C...