Sciweavers

1226 search results - page 97 / 246
» Designing systems-on-chip using cores
Sort
View
153
Voted
ISCA
2011
IEEE
333views Hardware» more  ISCA 2011»
14 years 4 months ago
The impact of memory subsystem resource sharing on datacenter applications
In this paper we study the impact of sharing memory resources on five Google datacenter applications: a web search engine, bigtable, content analyzer, image stitching, and protoc...
Lingjia Tang, Jason Mars, Neil Vachharajani, Rober...
DAC
2011
ACM
14 years 1 months ago
DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips
As transistor dimensions continue to scale deep into the nanometer regime, silicon reliability is becoming a chief concern. At the same time, transistor counts are scaling up, ena...
Andrew DeOrio, Konstantinos Aisopos, Valeria Berta...
CAISE
2008
Springer
15 years 3 months ago
Concern-Sensitive Navigation: Improving Navigation in Web Software through Separation of Concerns
Abstract. Traditionally, the use of good techniques to improve software modularity, such as advanced separation of concerns, has no impact in the user experience, for example while...
Jocelyne Nanard, Gustavo Rossi, Marc Nanard, Silvi...
ICCAD
2003
IEEE
175views Hardware» more  ICCAD 2003»
15 years 10 months ago
Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis
Transient Signal Analysis (TSA) is a parametric device testing technique based on the analysis of dynamic (transient) current (iDDT) drawn by the core logic from the power supply ...
Abhishek Singh, Jitin Tharian, Jim Plusquellic
ICCD
2007
IEEE
215views Hardware» more  ICCD 2007»
15 years 10 months ago
A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS
As chip multiprocessors (CMPs) become the only viable way to scale up and utilize the abundant transistors made available in current microprocessors, the design of on-chip network...
Amit Kumar 0002, Partha Kundu, Arvind P. Singh, Li...