Sciweavers

5171 search results - page 1002 / 1035
» Deterministic Parallel Processing
Sort
View
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
15 years 8 months ago
A Two-Level Load/Store Queue Based on Execution Locality
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
Miquel Pericàs, Adrián Cristal, Fran...
NDSS
2008
IEEE
15 years 8 months ago
Automatic Protocol Format Reverse Engineering through Context-Aware Monitored Execution
Protocol reverse engineering has often been a manual process that is considered time-consuming, tedious and error-prone. To address this limitation, a number of solutions have rec...
Zhiqiang Lin, Xuxian Jiang, Dongyan Xu, Xiangyu Zh...
111
Voted
CVPR
2007
IEEE
15 years 8 months ago
Dense mirroring surface recovery from 1D homographies and sparse correspondences
In this work we recover the 3D shape of mirroring objects such as mirrors, sunglasses, and stainless steel objects. A computer monitor displays several images of parallel stripes,...
Stas Rozenfeld, Ilan Shimshoni, Michael Lindenbaum
DATE
2007
IEEE
95views Hardware» more  DATE 2007»
15 years 8 months ago
Memory bank aware dynamic loop scheduling
In a parallel system with multiple CPUs, one of the key problems is to assign loop iterations to processors. This problem, known as the loop scheduling problem, has been studied i...
Mahmut T. Kandemir, Taylan Yemliha, Seung Woo Son,...
120
Voted
GLOBECOM
2007
IEEE
15 years 8 months ago
Aggregated Bloom Filters for Intrusion Detection and Prevention Hardware
—Bloom Filters (BFs) are fundamental building blocks in various network security applications, where packets from high-speed links are processed using state-of-the-art hardwareba...
N. Sertac Artan, Kaustubh Sinkar, Jalpa Patel, H. ...
« Prev « First page 1002 / 1035 Last » Next »