Sciweavers

5171 search results - page 442 / 1035
» Deterministic Parallel Processing
Sort
View
ISPASS
2010
IEEE
15 years 11 months ago
Performance-effective operation below Vcc-min
Continuous circuit miniaturization and increased process variability point to a future with diminishing returns from dynamic voltage scaling. Operation below Vcc-min has been prop...
Nikolas Ladas, Yiannakis Sazeides, Veerle Desmet
DATE
2009
IEEE
86views Hardware» more  DATE 2009»
15 years 11 months ago
A formal approach to design space exploration of protocol converters
In the field of chip design, hardware module reuse is a standard solution to the increasing complexity of chip architecture and the pressures to reduce time to market. In the abs...
Karin Avnit, Arcot Sowmya
ICC
2007
IEEE
164views Communications» more  ICC 2007»
15 years 10 months ago
Communication Limits with Low Precision Analog-to-Digital Conversion at the Receiver
— We examine the Shannon limits of communication systems when the precision of the analog-to-digital conversion (ADC) at the receiver is constrained. ADC is costly and powerhungr...
Jaspreet Singh, Onkar Dabeer, Upamanyu Madhow
ICDE
2007
IEEE
145views Database» more  ICDE 2007»
15 years 10 months ago
The Rigorous Implementation of a Fair Exchange Protocol for Non-repudiable Web Service Interactions - a case study
The correct implementation of security protocols is a challenging task. To achieve a high degree of confidence in an implementation, as with any software, ideally one requires bot...
Nick Cook, Paul Robinson, Santosh K. Shrivastava
ROBOCOMM
2007
IEEE
15 years 10 months ago
Distributed adaptive sampling using bounded-errors
—This paper presents a communication/coordination/ processing architecture for distributed adaptive observation of a spatial field using a fleet of autonomous mobile sensors. O...
Kévin Huguenin, Maria-João Rendas