Sciweavers

5171 search results - page 742 / 1035
» Deterministic Parallel Processing
Sort
View
158
Voted
SPAA
2000
ACM
15 years 8 months ago
Compact, multilayer layout for butterfly fat-tree
Modern VLSI processing supports a two-dimensional surface for active devices along with multiple stacked layers of interconnect. With the advent of planarization, the number of la...
André DeHon
IPPS
1997
IEEE
15 years 8 months ago
View Caching: Efficient Software Shared Memory for Dynamic Computations
Software distributed shared memory (DSM) techniques, while effective on applications with coarse-grained sharing, yield poor performance for the fine-grained sharing encountered i...
Vijay Karamcheti, Andrew A. Chien
151
Voted
DAC
2010
ACM
15 years 8 months ago
Efficient fault simulation on many-core processors
Fault simulation is essential in test generation, design for test and reliability assessment of integrated circuits. Reliability analysis and the simulation of self-test structure...
Michael A. Kochte, Marcel Schaal, Hans-Joachim Wun...
169
Voted
DCOSS
2010
Springer
15 years 8 months ago
Wormholes No More? Localized Wormhole Detection and Prevention in Wireless Networks
A number of protocols have been proposed to date to defend against wormhole attacks in wireless networks by adopting synchronized clocks, positioning devices, or directional antenn...
Tassos Dimitriou, Thanassis Giannetsos
145
Voted
EDOC
2009
IEEE
15 years 8 months ago
A Goal-Oriented Requirements Modelling Language for Enterprise Architecture
Methods for enterprise architecture, such as TOGAF, acknowledge the importance of requirements engineering in the development of enterprise architectures. Modelling support is nee...
Dick A. C. Quartel, Wilco Engelsman, Henk Jonkers,...