Sciweavers

5171 search results - page 838 / 1035
» Deterministic Parallel Processing
Sort
View
FPGA
2004
ACM
121views FPGA» more  FPGA 2004»
15 years 9 months ago
Highly pipelined asynchronous FPGAs
We present the design of a high-performance, highly pipelined asynchronous FPGA. We describe a very fine-grain pipelined logic block and routing interconnect architecture, and sh...
John Teifel, Rajit Manohar
ISPA
2004
Springer
15 years 9 months ago
A Fault Tolerance Protocol for Uploads: Design and Evaluation
This paper investigates fault tolerance issues in Bistro, a wide area upload architecture. In Bistro, clients first upload their data to intermediaries, known as bistros. A destin...
Leslie Cheung, Cheng-Fu Chou, Leana Golubchik, Yan...
MIDDLEWARE
2004
Springer
15 years 9 months ago
NeCoMan: middleware for safe distributed service deployment in programmable networks
Recent evolution in computer networks clearly demonstrates a trend towards complex and dynamic networks. To fully exploit the potential of such heterogeneous and rapidly evolving ...
Nico Janssens, Lieven Desmet, Sam Michiels, Pierre...
MIDDLEWARE
2004
Springer
15 years 9 months ago
Data pipelines: enabling large scale multi-protocol data transfers
Collaborating users need to move terabytes of data among their sites, often involving multiple protocols. This process is very fragile and involves considerable human involvement ...
Tevfik Kosar, George Kola, Miron Livny
CLUSTER
2003
IEEE
15 years 9 months ago
Implications of a PIM Architectural Model for MPI
Memory may be the only system component that is more commoditized than a microprocessor. To simultaneously exploit this and address the impending memory wall, processing in memory...
Arun Rodrigues, Richard C. Murphy, Peter M. Kogge,...