5171 search results - page 909 / 1035 » Deterministic Parallel Processing |
128
click to vote
HPCA
2006
IEEE
16 years 3 months ago
2006
IEEE
In high-end processors, increasing the number of in-flight instructions can improve performance by overlapping useful processing with long-latency accesses to the main memory. Buf...
137
click to vote
HPCA
2004
IEEE
16 years 3 months ago
2004
IEEE
Modern microprocessors adopt speculative scheduling techniques where instructions are scheduled several clock cycles before they actually execute. Due to this scheduling delay, sc...
118
click to vote
HPCA
2003
IEEE
16 years 3 months ago
2003
IEEE
Due to cost, time, and flexibility constraints, simulators are often used to explore the design space when developing a new processor architecture, as well as when evaluating the ...
127
click to vote
ASAP
2009
IEEE
16 years 13 days ago
2009
IEEE
—Simulating spiking neural networks is of great interest to scientists wanting to model the functioning of the brain. However, large-scale models are expensive to simulate due to...
127
Voted
ICDCS
2009
IEEE
16 years 13 days ago
2009
IEEE
In this paper, we study the problem of indexing multidimensional data in the P2P networks based on distributed hash tables (DHTs). We identify several design issues and propose a ...