5171 search results - page 994 / 1035 » Deterministic Parallel Processing |
111
click to vote
CHI
2009
ACM
16 years 3 months ago
2009
ACM
Kazuhiro Terajima The University of Tokyo 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656 Japan Kazuhiro_Terajima@ipc.i.u-tokyo.ac.jp Takashi Komuro The University of Tokyo 7-3-1 Hongo, Bu...
102
Voted
SAS
2009
Springer
16 years 3 months ago
2009
Springer
Polyhedra: An Abstract Domain to Infer Interval Linear Relationships Liqian Chen1,2 , Antoine Min?e2,3 , Ji Wang1 , and Patrick Cousot2,4 1 National Laboratory for Parallel and Dis...
122
click to vote
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
Previous studies have proposed techniques to dynamically change the architecture of a processor to better suit the characteristics of the workload at hand. However, all such appro...
150
click to vote
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
Network-on-Chips (NoCs) are quite latency sensitive, since their communication latency strongly affects the application performance on recent many-core architectures. To reduce th...
126
Voted
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
New media and signal processing applications demand ever higher performance while operating within the tight power constraints of mobile devices. A range of hardware implementatio...