Sciweavers

188 search results - page 7 / 38
» Developing a Hardware Evaluation Method for SHA-3 Candidates
Sort
View
EUROMICRO
1998
IEEE
15 years 1 months ago
Hardware to Software Migration with Real-Time Thread Integration
This paper introduces thread integration, a new method of providing low-cost concurrency for microcontrollers and microprocessors. This post-pass compiler technology effectively i...
Alexander G. Dean, John Paul Shen
CEC
2005
IEEE
15 years 3 months ago
Genetic programming approach for fault modeling of electronic hardware
This paper presents two variants of Genetic Programming (GP) approaches for intelligent online performance monitoring of electronic circuits and systems. Reliability modeling of el...
Ajith Abraham, Crina Grosan
ITC
2002
IEEE
112views Hardware» more  ITC 2002»
15 years 2 months ago
Multiplets, Models, and the Search for Meaning: Improving Per-Test Fault Diagnosis
The advantage to “one test at a time” fault diagnosis is its ability to implicate the components of complicated defect behaviors. The disadvantage is the large size and opacit...
David B. Lavo, Ismed Hartanto, Tracy Larrabee
CVPR
2010
IEEE
15 years 1 months ago
An Efficient Divide-and-Conquer Cascade for Nonlinear Object Detection
We introduce a method to accelerate the evaluation of object detection cascades with the help of a divide-andconquer procedure in the space of candidate regions. Compared to the e...
Christoph Lampert
TVCG
2002
156views more  TVCG 2002»
14 years 9 months ago
A Hardware-Assisted Scalable Solution for Interactive Volume Rendering of Time-Varying Data
We present a scalable volume rendering technique that exploits lossy compression and low-cost commodity hardware to permit highly interactive exploration of time-varying scalar vol...
Eric B. Lum, Kwan-Liu Ma, John Clyne