1506 search results - page 280 / 302 » Developing an Open Architecture for Performance Data Mining |
113
Voted
FCCM
1998
IEEE
15 years 6 months ago
1998
IEEE
One of the major overheads in reconfigurable computing is the time it takes to reconfigure the devices in the system. This overhead limits the speedups possible in this exciting n...
114
click to vote
ICCSA
2007
Springer
15 years 8 months ago
2007
Springer
Abstract. In this work, we develop novel file system, FRASH, for byteaddressable NVRAM (FRAM[1]) and NAND Flash device. Byte addressable NVRAM and NAND Flash is typified by the DRA...
113
click to vote
DATE
2003
IEEE
15 years 7 months ago
2003
IEEE
System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Property (IP) cores. These protocols incorporate advanced features such as...
121
Voted
IPPS
1999
IEEE
15 years 6 months ago
1999
IEEE
In this paper we present the architecture and framework for a benchmark suite that has been developed as part of the DeSiDeRaTa project. The proposed benchmark suite is representat...
114
click to vote
SSDBM
1998
IEEE
15 years 6 months ago
1998
IEEE
In several working environments, production involves repeated executions of certain procedures. A workflow describes the individual tasks performed in these procedures and their i...