Sciweavers

96 search results - page 15 / 20
» Device and architecture co-optimization for FPGA power reduc...
Sort
View
CODES
2010
IEEE
14 years 7 months ago
Dynamic, non-linear cache architecture for power-sensitive mobile processors
Today, mobile smartphones are expected to be able to run the same complex, algorithm-heavy, memory-intensive applications that were originally designed and coded for generalpurpos...
Garo Bournoutian, Alex Orailoglu
DAC
2009
ACM
15 years 4 months ago
O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration
In this work, we present a new optical routing framework, O-Router for future low-power on-chip optical interconnect integration utilizing silicon compatible nano-photonic devices...
Duo Ding, Yilin Zhang, Haiyu Huang, Ray T. Chen, D...
FCCM
2009
IEEE
133views VLSI» more  FCCM 2009»
15 years 4 months ago
Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks
—Wireless sensor networks (WSNs) are typically composed of very small, battery-operated devices (sensor nodes) containing simple microprocessors with few computational resources....
Rafael Garcia, Ann Gordon-Ross, Alan D. George
CHES
2008
Springer
146views Cryptology» more  CHES 2008»
14 years 11 months ago
Power and Fault Analysis Resistance in Hardware through Dynamic Reconfiguration
Dynamically reconfigurable systems are known to have many advantages such as area and power reduction. The drawbacks of these systems are the reconfiguration delay and the overhead...
Nele Mentens, Benedikt Gierlichs, Ingrid Verbauwhe...
MOBICOM
2010
ACM
14 years 9 months ago
Directional antenna diversity for mobile devices: characterizations and solutions
We report a first-of-its-kind realization of directional transmission for smartphone-like mobile devices using multiple passive directional antennas, supported by only one RF chai...
Ardalan Amiri Sani, Lin Zhong, Ashutosh Sabharwal