Sciweavers

613 search results - page 46 / 123
» DiffServ over Network Processors: Implementation and Evaluat...
Sort
View
MICRO
1998
IEEE
75views Hardware» more  MICRO 1998»
15 years 1 months ago
Improving Prediction for Procedure Returns with Return-address-stack Repair Mechanisms
This paper evaluates several mechanisms for repairing the return-address stack after branch mispredictions. The return-address stack is a small but important structure for achievi...
Kevin Skadron, Pritpal S. Ahuja, Margaret Martonos...
EUROSYS
2008
ACM
15 years 6 months ago
Task activity vectors: a new metric for temperature-aware scheduling
Non-uniform utilization of functional units in combination with hardware mechanisms such as clock gating leads to different power consumptions in different parts of a processor ch...
Andreas Merkel, Frank Bellosa
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
15 years 3 months ago
Interconnect-Aware Coherence Protocols for Chip Multiprocessors
Improvements in semiconductor technology have made it possible to include multiple processor cores on a single die. Chip Multi-Processors (CMP) are an attractive choice for future...
Liqun Cheng, Naveen Muralimanohar, Karthik Ramani,...
TC
2008
14 years 9 months ago
An Efficient and Deadlock-Free Network Reconfiguration Protocol
Component failures and planned component replacements cause changes in the topology and routing paths supplied by the interconnection network of a parallel processor system over ti...
Olav Lysne, José Miguel Montañana, J...
ISJGP
2007
146views more  ISJGP 2007»
14 years 9 months ago
End-to-End Security Across Wired-Wireless Networks for Mobile Users
Abstract  Recent advances in mobile computing and wireless communication technologies are enabling high mobility and flexibility of anytime, anywhere service access for mobile us...
Sherali Zeadally, Nicolas Sklavos, Moganakrishnan ...