Sciweavers

613 search results - page 58 / 123
» DiffServ over Network Processors: Implementation and Evaluat...
Sort
View
ISCC
2002
IEEE
147views Communications» more  ISCC 2002»
15 years 2 months ago
Self-securing ad hoc wireless networks
Mobile ad hoc networking offers convenient infrastructureless communication over the shared wireless channel. However, the nature of ad hoc networks makes them vulnerable to secur...
Haiyun Luo, Petros Zerfos, Jiejun Kong, Songwu Lu,...
IPPS
2005
IEEE
15 years 3 months ago
High-Performance Direct Pairwise Comparison of Large Genomic Sequences
Many applications in Comparative Genomics lend themselves to implementations that take advantage of common high-performance features in modern microprocessors. However, the common...
Christopher Mueller, Mehmet M. Dalkilic, Andrew Lu...
AOSD
2007
ACM
15 years 1 months ago
A machine code model for efficient advice dispatch
The primary implementations of AspectJ to date are based on a compile- or load-time weaving process that produces Java byte code. Although this implementation strategy has been cr...
Ryan M. Golbeck, Gregor Kiczales
SAMOS
2004
Springer
15 years 3 months ago
Scalable Instruction-Level Parallelism.
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip multiprocessors. Based on explicit microthreading it serves ...
Chris R. Jesshope
DATE
2010
IEEE
165views Hardware» more  DATE 2010»
15 years 2 months ago
Multicore soft error rate stabilization using adaptive dual modular redundancy
— The use of dynamic voltage and frequency scaling (DVFS) in contemporary multicores provides significant protection from unpredictable thermal events. A side effect of DVFS can ...
Ramakrishna Vadlamani, Jia Zhao, Wayne P. Burleson...