5470 search results - page 275 / 1094 » Distributed Control Lab |
139
click to vote
IPPS
2005
IEEE
15 years 9 months ago
2005
IEEE
Current processors exploit out-of-order execution and branch prediction to improve instruction level parallelism. When a branch prediction is wrong, processors flush the pipeline ...
141
Voted
IEEEPACT
2002
IEEE
15 years 9 months ago
2002
IEEE
In this paper, we describe an algorithm and implementation of locality optimizations for architectures with instruction sets such as Intel’s SSE and Motorola’s AltiVec that su...
135
click to vote
ISORC
2002
IEEE
15 years 9 months ago
2002
IEEE
Two limitations of the current implementations of adaptive QoS behaviors are complexity associated with inserting them into common application contexts and lack of reusability acr...
128
click to vote
HPCA
2000
IEEE
15 years 8 months ago
2000
IEEE
Memorylatency isbecominganincreasingly importantperformance bottleneck, especially in multiprocessors. One technique for tolerating memory latency is multithreading, whereby we sw...
152
click to vote
ISPAN
1999
IEEE
15 years 8 months ago
1999
IEEE
Parallel simulationhas the potentialto accelerate the execution of simulation applications. However, developing a parallel discrete-event simulation from scratch requires an in-de...