Sciweavers

869 search results - page 104 / 174
» Distributed Dynamic Speed Scaling
Sort
View
HPCA
2009
IEEE
15 years 10 months ago
Blueshift: Designing processors for timing speculation from the ground up
Several recent processor designs have proposed to enhance performance by increasing the clock frequency to the point where timing faults occur, and by adding error-correcting supp...
Brian Greskamp, Lu Wan, Ulya R. Karpuzcu, Jeffrey ...
INFOCOM
2002
IEEE
15 years 2 months ago
Scalable IP Lookup for Programmable Routers
Abstract— Continuing growth in optical link speeds places increasing demands on the performance of Internet routers, while deployment of embedded and distributed network services...
David E. Taylor, John W. Lockwood, Todd S. Sproull...
ICDCS
2005
IEEE
15 years 3 months ago
Comparison of Approaches to Service Deployment
IT today is driven by the trend of increasing scale and complexity. Utility and Grid computing models, PlanetLab, and traditional data centers, are reaching the scale of thousands...
Vanish Talwar, Qinyi Wu, Calton Pu, Wenchang Yan, ...
GLOBECOM
2007
IEEE
15 years 4 months ago
The Impacts of Radio Channels and Node Mobility on Link Statistics in Mobile Ad Hoc Networks
Abstract— Understanding link statistics in mobile ad hoc networks (MANETs) is essential to design adaptive routing protocols and achieve desired network performance. While much a...
Ming Zhao 0001, Wenye Wang
EUROPAR
2001
Springer
15 years 2 months ago
Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse
Operand bypass logic might be one of the critical structures for future microprocessors to achieve high clock speed. The delay of the logic imposes the execution time budget to be ...
Toshinori Sato, Itsujiro Arita