5012 search results - page 907 / 1003 » Distributed Error Correction |
167
click to vote
SPAA
2010
ACM
15 years 9 months ago
2010
ACM
Transactional Memory (TM) is a promising technique that simplifies parallel programming for shared-memory applications. To date, most TM systems have been designed to efficientl...
127
click to vote
IEEEPACT
2000
IEEE
15 years 9 months ago
2000
IEEE
This paper describes the design of a dynamic branchpredictorfor a VLIW processor. The developed branch predictor predicts the direction of a branch, i.e., taken or not taken, and ...
150
click to vote
ICS
1999
Tsinghua U.
15 years 9 months ago
1999
Tsinghua U.
This paper presents a technique, adaptive replication, for automatically eliminating synchronization bottlenecks in multithreaded programs that perform atomic operations on object...
153
click to vote
IPPS
1998
IEEE
15 years 9 months ago
1998
IEEE
Characterizing shared-memory applications provides insight to design efficient systems, and provides awareness to identify and correct application performance bottlenecks. Configu...
126
click to vote
ICS
1998
Tsinghua U.
15 years 9 months ago
1998
Tsinghua U.
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...