Sciweavers

162 search results - page 18 / 33
» Distributed Router Architecture for Packet-Routed Optical Ne...
Sort
View
109
Voted
ICCD
2004
IEEE
98views Hardware» more  ICCD 2004»
15 years 9 months ago
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture
Networks-on-Chip (NoC), a new SoC paradigm, has been proposed as a solution to mitigate complex on-chip interconnect problems. NoC architecture consists of a collection of IP core...
Wei-Lun Hung, Charles Addo-Quaye, Theo Theocharide...
101
Voted
ICS
2005
Tsinghua U.
15 years 6 months ago
A heterogeneously segmented cache architecture for a packet forwarding engine
As network traffic continues to increase and with the requirement to process packets at line rates, high performance routers need to forward millions of packets every second. Eve...
Kaushik Rajan, Ramaswamy Govindarajan
126
Voted
SBCCI
2005
ACM
276views VLSI» more  SBCCI 2005»
15 years 6 months ago
Virtual channels in networks on chip: implementation and evaluation on hermes NoC
Networks on chip (NoCs) draw on concepts inherited from distributed systems and computer networks subject areas to interconnect IP cores in a structured and scalable way. Congesti...
Aline Mello, Leonel Tedesco, Ney Calazans, Fernand...
CONEXT
2006
ACM
15 years 6 months ago
Reconciling zero-conf with efficiency in enterprises
A conventional enterprise or campus network comprises Ethernet-based IP subnets interconnected by routers. Although each subnet runs with minimal (or zero) configuration by virtue...
Chang Kim, Jennifer Rexford
95
Voted
INFOCOM
2005
IEEE
15 years 6 months ago
Low-state fairness: lower bounds and practical enforcement
— Providing approximate max-min fair bandwidth allocation among flows within a network or at a single router has been an important research problem. In this paper, we study the ...
Abhimanyu Das, Debojyoti Dutta, Ahmed Helmy, Ashis...