Sciweavers

159 search results - page 25 / 32
» Distributed average consensus with increased convergence rat...
Sort
View
IEEEPACT
2000
IEEE
15 years 4 months ago
Global Register Partitioning
Modern computers have taken advantage of the instruction-level parallelism (ILP) available in programs with advances in both architecture and compiler design. Unfortunately, large...
Jason Hiser, Steve Carr, Philip H. Sweany
CORR
2010
Springer
96views Education» more  CORR 2010»
14 years 11 months ago
On Optimal Deadlock Detection Scheduling
Deadlock detection scheduling is an important, yet often overlooked problem that can significantly affect the overall performance of deadlock handling. Excessive initiation of dea...
Yibei Ling, Shigang Chen, Cho-Yu Jason Chiang
ICS
1998
Tsinghua U.
15 years 3 months ago
Load Execution Latency Reduction
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...
Bryan Black, Brian Mueller, Stephanie Postal, Ryan...
CORR
2011
Springer
206views Education» more  CORR 2011»
14 years 3 months ago
Modeling and Analysis of K-Tier Downlink Heterogeneous Cellular Networks
Cellular networks are in a major transition from a carefully planned set of large tower-mounted basestations (BSs) to an irregular deployment of heterogeneous infrastructure eleme...
Harpreet S. Dhillon, Radha Krishna Ganti, Fran&cce...
MICRO
2009
IEEE
159views Hardware» more  MICRO 2009»
15 years 6 months ago
Adaptive line placement with the set balancing cache
Efficient memory hierarchy design is critical due to the increasing gap between the speed of the processors and the memory. One of the sources of inefficiency in current caches is...
Dyer Rolán, Basilio B. Fraguela, Ramon Doal...