Sciweavers

16128 search results - page 3139 / 3226
» Distributed network scheduling
Sort
View
ISCA
2010
IEEE
236views Hardware» more  ISCA 2010»
15 years 2 months ago
Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors
Next generation tiled microarchitectures are going to be limited by off-chip misses and by on-chip network usage. Furthermore, these platforms will run an heterogeneous mix of ap...
Enric Herrero, José González, Ramon ...
DSN
2002
IEEE
15 years 2 months ago
Model Checking Performability Properties
Model checking has been introduced as an automated technique to verify whether functional properties, expressed in a formal logic like computational tree logic (CTL), do hold in a...
Boudewijn R. Haverkort, Lucia Cloth, Holger Herman...
ICPP
2002
IEEE
15 years 2 months ago
Software Caching using Dynamic Binary Rewriting for Embedded Devices
A software cache implements instruction and data caching entirely in software. Dynamic binary rewriting offers a means to specialize the software cache miss checks at cache miss t...
Chad Huneycutt, Joshua B. Fryman, Kenneth M. Macke...
ICPPW
2002
IEEE
15 years 2 months ago
A Fast Handoff Scheme For IP over Bluetooth
Recently, the low price and the small size of the mobile device makes a great success in personal mobile communication. A lot of people use a cell phone, PDA, and laptop computer ...
Sang-Hun Chung, Hyunsoo Yoon, Jung Wan Cho
SAINT
2002
IEEE
15 years 2 months ago
A Design of a Next Generation IX using MPLS Technology
An IX (Internet eXchange) is a mechanism to interconnect many networks to each other. Currently, an ISP (Internet Service Provider) establishes numerous interconnections to other ...
Ikuo Nakagawa, Hiroshi Esaki, Kenichi Nagami
« Prev « First page 3139 / 3226 Last » Next »