Sciweavers

7379 search results - page 1081 / 1476
» Distributed vector architectures
Sort
View
HOTI
2008
IEEE
15 years 11 months ago
OCDIMM: Scaling the DRAM Memory Wall Using WDM Based Optical Interconnects
—We present OCDIMM (Optically Connected DIMM), a CPU-DRAM interface that takes advantage of multiwavelength optical interconnects. We show that OCDIMM has at least three key bene...
Amit Hadke, Tony Benavides, S. J. Ben Yoo, Rajeeva...
ICDCS
2008
IEEE
15 years 11 months ago
stdchk: A Checkpoint Storage System for Desktop Grid Computing
— Checkpointing is an indispensable technique to provide fault tolerance for long-running high-throughput applications like those running on desktop grids. This paper argues that...
Samer Al-Kiswany, Matei Ripeanu, Sudharshan S. Vaz...
143
Voted
ICDCS
2008
IEEE
15 years 11 months ago
Strong WORM
We introduce a Write-Once Read-Many (WORM) storage system providing strong assurances of data retention and compliant migration, by leveraging trusted secure hardware in close dat...
Radu Sion
ICPP
2008
IEEE
15 years 11 months ago
Scalable Techniques for Transparent Privatization in Software Transactional Memory
—We address the recently recognized privatization problem in software transactional memory (STM) runtimes, and introduce the notion of partially visible reads (PVRs) to heuristic...
Virendra J. Marathe, Michael F. Spear, Michael L. ...
155
Voted
ICPP
2008
IEEE
15 years 11 months ago
VELO: A Novel Communication Engine for Ultra-Low Latency Message Transfers
This paper presents a novel stateless, virtualized communication engine for sub-microsecond latency. Using a Field-Programmable-Gate-Array (FPGA) based prototype we show a latency...
Heiner Litz, Holger Fröning, Mondrian Nü...
« Prev « First page 1081 / 1476 Last » Next »