Sciweavers

4725 search results - page 94 / 945
» Dynamic Architecture Extraction
Sort
View
131
Voted
FPL
2007
Springer
120views Hardware» more  FPL 2007»
15 years 9 months ago
Design Methodology and Trade-offs Analysis for Parameterized Dynamically Reconfigurable Processor Arrays
In this paper, we propose a Dynamically Reconfigurable Processor Array (DRPA) generator which can generate various types of DRPAs. Our target DRPA architecture is fully parameter...
Yohei Hasegawa, Hideharu Amano
DAC
2006
ACM
15 years 9 months ago
DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip
A novel routing algorithm, namely dynamic XY (DyXY) routing, is proposed for NoCs to provide adaptive routing and ensure deadlock-free and livelock-free routing at the same time. ...
Ming Li, Qing-An Zeng, Wen-Ben Jone
135
Voted
IPPS
1999
IEEE
15 years 7 months ago
Dynamically Scheduling the Trace Produced During Program Execution into VLIW Instructions
VLIW machines possibly provide the most direct way to exploit instruction level parallelism; however, they cannot be used to emulate current general-purpose instruction set archit...
Alberto Ferreira de Souza, Peter Rounce
117
Voted
DAC
2001
ACM
16 years 4 months ago
Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip
We present a design flow for the generation of application-specific multiprocessor architectures. In the flow, architectural parameters are first extracted from a high-level syste...
Damien Lyonnard, Sungjoo Yoo, Amer Baghdadi, Ahmed...
86
Voted
HPCA
2007
IEEE
16 years 3 months ago
Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping
Amir Hormati, Krisztián Flautner, Nathan Cl...