16 search results - page 1 / 4 » Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches |
106
click to vote
HIPEAC
2007
Springer
15 years 6 months ago
2007
Springer
Caches are designed to provide the best tradeoff between access speed and capacity for a set of target applications. Unfortunately, different applications, and even different phas...
108
Voted
DSD
2010
IEEE
15 years 18 days ago
2010
IEEE
Abstract—Resizable caches can trade-off capacity for access speed to dynamically match the needs of the workload. In Simultaneous Multi-Threaded (SMT) cores, the caching needs ca...
127
Voted
ISHPC
2003
Springer
15 years 5 months ago
2003
Springer
Simultaneous multithreaded processors use shared on-chip caches, which yield better cost-performance ratios. Sharing a cache between simultaneously executing threads causes excessi...
196
Voted
GECCO
2009
Springer
14 years 10 months ago
2009
Springer
Simultaneous Multithreading (SMT) is a technology aimed at improving the throughput of the processor core by applying Instruction Level Parallelism (ILP) and Thread Level Parallel...
99
Voted
CGO
2004
IEEE
15 years 4 months ago
2004
IEEE
Pre-execution techniques have received much attention as an effective way of prefetching cache blocks to tolerate the everincreasing memory latency. A number of pre-execution tech...