Sciweavers

239 search results - page 33 / 48
» Dynamic Simultaneous Multithreaded Architecture
Sort
View
137
Voted
ICADL
2004
Springer
161views Education» more  ICADL 2004»
15 years 7 months ago
An Implementation of Web Image Search Engines
This paper presents our implementation techniques for an intelligent Web image search engine. A reference architecture of the system is provided and addressed in this paper. The s...
Zhiguo Gong, Leong Hou U, Chan Wa Cheang
99
Voted
IEEEPACT
2008
IEEE
15 years 8 months ago
Scalable and reliable communication for hardware transactional memory
In a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. This is especially true ...
Seth H. Pugsley, Manu Awasthi, Niti Madan, Naveen ...
124
Voted
ICS
2007
Tsinghua U.
15 years 8 months ago
An L2-miss-driven early register deallocation for SMT processors
The register file is one of the most critical datapath components limiting the number of threads that can be supported on a Simultaneous Multithreading (SMT) processor. To allow t...
Joseph J. Sharkey, Dmitry V. Ponomarev
ASPLOS
2010
ACM
15 years 7 months ago
Probabilistic job symbiosis modeling for SMT processor scheduling
Symbiotic job scheduling boosts simultaneous multithreading (SMT) processor performance by co-scheduling jobs that have ‘compatible’ demands on the processor’s shared resour...
Stijn Eyerman, Lieven Eeckhout
MICRO
2008
IEEE
159views Hardware» more  MICRO 2008»
15 years 8 months ago
A novel cache architecture with enhanced performance and security
—Caches ideally should have low miss rates and short access times, and should be power efficient at the same time. Such design goals are often contradictory in practice. Recent f...
Zhenghong Wang, Ruby B. Lee