Sciweavers

989 search results - page 129 / 198
» Dynamic Symmetry Reduction
Sort
View
175
Voted
ICCD
2008
IEEE
192views Hardware» more  ICCD 2008»
16 years 1 months ago
Energy-aware opcode design
— Embedded processors are required to achieve high performance while running on batteries. Thus, they must exploit all the possible means available to reduce energy consumption w...
Balaji V. Iyer, Jason A. Poovey, Thomas M. Conte
GLVLSI
2003
IEEE
119views VLSI» more  GLVLSI 2003»
15 years 9 months ago
Simultaneous peak and average power minimization during datapath scheduling for DSP processors
The use of multiple supply voltages for energy and average power reduction is well researched and several works have appeared in the literature. However, in low power design using...
Saraju P. Mohanty, N. Ranganathan, Sunil K. Chappi...
INFOCOM
2006
IEEE
15 years 10 months ago
Accelerating Simulation of Large-Scale IP Networks: A Network Invariant Preserving Approach
— In this paper, we propose a simulation framework, TranSim, that reduces the rate at which packet-events are generated, in order to accelerate large-scale simulation of IP netwo...
Hwangnam Kim, Hyuk Lim, Jennifer C. Hou
EMSOFT
2004
Springer
15 years 9 months ago
Binary translation to improve energy efficiency through post-pass register re-allocation
Energy efficiency is rapidly becoming a first class optimization parameter for modern systems. Caches are critical to the overall performance and thus, modern processors (both hig...
Kun Zhang, Tao Zhang, Santosh Pande
AIPS
2009
15 years 5 months ago
Flexible Execution of Plans with Choice
Dynamic plan execution strategies allow an autonomous agent to respond to uncertainties while improving robustness and reducing the need for an overly conservative plan. Executive...
Patrick R. Conrad, Julie A. Shah, Brian C. William...