Sciweavers

33 search results - page 5 / 7
» Dynamic Trace Selection Using Performance Monitoring Hardwar...
Sort
View
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
15 years 3 months ago
ASR: Adaptive Selective Replication for CMP Caches
The large working sets of commercial and scientific workloads stress the L2 caches of Chip Multiprocessors (CMPs). Some CMPs use a shared L2 cache to maximize the on-chip cache c...
Bradford M. Beckmann, Michael R. Marty, David A. W...
IEEEPACT
2007
IEEE
15 years 4 months ago
L1 Cache Filtering Through Random Selection of Memory References
Distinguishing transient blocks from frequently used blocks enables servicing references to transient blocks from a small fully-associative auxiliary cache structure. By inserting...
Yoav Etsion, Dror G. Feitelson
WINET
2010
127views more  WINET 2010»
14 years 8 months ago
A Markov Decision Process based flow assignment framework for heterogeneous network access
We consider a scenario where devices with multiple networking capabilities access networks with heterogeneous characteristics. In such a setting, we address the problem of effici...
Jatinder Pal Singh, Tansu Alpcan, Piyush Agrawal, ...
TAP
2008
Springer
93views Hardware» more  TAP 2008»
14 years 9 months ago
Pex-White Box Test Generation for .NET
Pex automatically produces a small test suite with high code coverage for a .NET program. To this end, Pex performs a systematic program analysis (using dynamic symbolic execution,...
Nikolai Tillmann, Jonathan de Halleux
DATE
2004
IEEE
145views Hardware» more  DATE 2004»
15 years 1 months ago
Hierarchical Adaptive Dynamic Power Management
Dynamic power management aims at extending battery life by switching devices to lower-power modes when there is a reduced demand for service. Static power management strategies can...
Zhiyuan Ren, Bruce H. Krogh, Radu Marculescu