541 search results - page 10 / 109 » Dynamically Reconfigurable Architecture for Image Processor ... |
104
click to vote
IPPS
1998
IEEE
15 years 6 months ago
1998
IEEE
We describe a family of reconfigurable parallel architectures for logic emulation. They are supposed to be applicable like conventional FPGAs, while covering a larger range of circ...
132
click to vote
ISCA
2000
IEEE
15 years 5 months ago
2000
IEEE
High performance general-purpose processors are increasingly being used for a variety of application domains scienti c, engineering, databases, and more recently, media processing...
ARC
2006
Springer
15 years 5 months ago
2006
Springer
We explore the application of Small-Scale Reconfigurability (SSR) to graphics hardware. SSR is an architectural technique wherein functionality common to multiple subunits is reuse...
96
Voted
FPL
2008
Springer
15 years 3 months ago
2008
Springer
The power consumption of Dynamically Reconfigurable Processing Array (DRPA) is quantitatively analyzed by using a real chip layout and applications taking into account the reconfi...
104
Voted
CGO
2003
IEEE
15 years 7 months ago
2003
IEEE
Software dynamic translation (SDT) is a technology that permits the modification of an executing program’s instructions. In recent years, SDT has received increased attention, f...