Sciweavers

541 search results - page 49 / 109
» Dynamically Reconfigurable Architecture for Image Processor ...
Sort
View
GECCO
2009
Springer
192views Optimization» more  GECCO 2009»
15 years 1 months ago
Improving SMT performance: an application of genetic algorithms to configure resizable caches
Simultaneous Multithreading (SMT) is a technology aimed at improving the throughput of the processor core by applying Instruction Level Parallelism (ILP) and Thread Level Parallel...
Josefa Díaz, José Ignacio Hidalgo, F...
JHSN
2000
112views more  JHSN 2000»
15 years 3 months ago
A hierarchical Quality of Service control architecture for configurable multimedia applications
In order to achieve the best application-level Quality-of-Service (QoS), multimedia applications need to be dynamically tuned and reconfigured to adapt to fluctuating computing an...
Baochun Li, William Kalter, Klara Nahrstedt
WICSA
2008
15 years 5 months ago
uDesign: End-User Design Applied to Monitoring and Control Applications for Smart Spaces
This paper introduces an architectural style for enabling end-users to quickly design and deploy software systems in domains characterized by highly personalized and dynamic requi...
João Pedro Sousa, Bradley R. Schmerl, Vahe ...
ICCAD
2003
IEEE
142views Hardware» more  ICCAD 2003»
16 years 1 months ago
Energy Optimization of Distributed Embedded Processors by Combined Data Compression and Functional Partitioning
Transmitting compressed data can reduce inter-processor communication traffic and create new opportunities for DVS (dynamic voltage scaling) in distributed embedded systems. Howe...
Jinfeng Liu, Pai H. Chou
ISSS
1995
IEEE
161views Hardware» more  ISSS 1995»
15 years 7 months ago
Synthesis of pipelined DSP accelerators with dynamic scheduling
To construct complete systems on silicon, application speci c DSP accelerators are needed to speed up the execution of high throughput DSP algorithms. In this paper, a methodology...
Patrick Schaumont, Bart Vanthournout, Ivo Bolsens,...