541 search results - page 88 / 109 » Dynamically Reconfigurable Architecture for Image Processor ... |
120
Voted
DAC
2002
ACM
16 years 2 months ago
2002
ACM
In this paper, we present a compiler strategy to optimize data accesses in regular array-intensive applications running on embedded multiprocessor environments. Specifically, we p...
111
Voted
CODES
2005
IEEE
15 years 7 months ago
2005
IEEE
In embedded cryptosystems, sensitive information can leak via timing, power, and electromagnetic channels. We introduce a novel power-smart system-on-chip architecture that provid...
133
click to vote
TPDS
2010
15 years 7 days ago
2010
The objective of this paper is to extend, in the context of multicore architectures, the concepts of tile algorithms [Buttari et al., 2007] for Cholesky, LU, QR factorizations to t...
140
Voted
SASP
2009
IEEE
15 years 8 months ago
2009
IEEE
— As growing power dissipation and thermal effects disrupted the rising clock frequency trend and threatened to annul Moore’s law, the computing industry has switched its route...
136
Voted
ICPP
1998
IEEE
15 years 6 months ago
1998
IEEE
Exploiting locality at run-time is a complementary approach to a compiler approach for those applications with dynamic memory access patterns. This paper proposes a memory-layout ...