Sciweavers

6 search results - page 2 / 2
» ESIM: A Multimodel Design Error and Fault Simulator for Logi...
Sort
View
PATMOS
2007
Springer
14 years 14 days ago
Soft Error-Aware Power Optimization Using Gate Sizing
—Power consumption has emerged as the premier and most constraining aspect in modern microprocessor and application-specific designs. Gate sizing has been shown to be one of the...
Foad Dabiri, Ani Nahapetian, Miodrag Potkonjak, Ma...