280 search results - page 41 / 56 » Early Aspects Refactoring |
ISCA
1998
IEEE
15 years 2 months ago
1998
IEEE
For maximum performance, an out-of-order processor must issue load instructions as early as possible, while avoiding memory-order violations with prior store instructions that wri...
ISPD
1998
ACM
15 years 1 months ago
1998
ACM
Wirelength estimation in VLSI layout is fundamental to any pre-detailed routing estimate of timing or routability. In this paper, we develop e cient wirelength estimation techniqu...
113
click to vote
TARK
1992
Springer
15 years 1 months ago
1992
Springer
We present a bimodal logic suitable for formalizing reasoning about points and sets, and also states of the world and views about them. The most natural interpretation of the logi...
GIR
2007
ACM
15 years 1 months ago
2007
ACM
DIGMAP is a project focused on historical digitized maps that will develop a set of Internet services based on reusable open-source software solutions. The main service will provi...
ACSAC
2001
IEEE
15 years 1 months ago
2001
IEEE
This document describes experimentation performed as part of the Genoa Technology Integration Experiment (TIE). Achieved in two phases, the overarching assertion of the Genoa TIE ...