Sciweavers

570 search results - page 83 / 114
» Edge Coloring with Delays
Sort
View
AINA
2009
IEEE
15 years 5 months ago
Effects of On-path Buffering on TCP Fairness
Keeping router buffering low helps minimise delay (as well as keeping router costs low), whilst increasing buffering minimises loss. This is a trade-off for which there is no sing...
Saleem N. Bhatti, Martin Bateman
ICDCS
2002
IEEE
15 years 4 months ago
Accelerating Internet Streaming Media Delivery using Network-Aware Partial Caching
Internet streaming applications are affected by adverse network conditions such as high packet loss rates and long delays. This paper aims at mitigating such effects by leveraging...
Shudong Jin, Azer Bestavros, Arun Iyengar
DATE
2006
IEEE
91views Hardware» more  DATE 2006»
15 years 3 months ago
Efficient incremental clock latency scheduling for large circuits
The clock latency scheduling problem is usually solved on the sequential graph, also called register-to-register graph. In practice, the the extraction of the sequential graph for...
Christoph Albrecht
SIGMETRICS
2002
ACM
115views Hardware» more  SIGMETRICS 2002»
14 years 11 months ago
Maximum likelihood network topology identification from edge-based unicast measurements
Network tomography is a process for inferring "internal" link-level delay and loss performance information based on end-to-end (edge) network measurements. These methods...
Mark Coates, Rui Castro, Robert Nowak, Manik Gadhi...
TVLSI
2002
95views more  TVLSI 2002»
14 years 11 months ago
Efficient inductance extraction using circuit-aware techniques
We propose two practical approaches for on-chip inductance extraction to obtain a highly sparsified and accurate inverse inductance matrix K. Both approaches differ from previous ...
Haitian Hu, Sachin S. Sapatnekar