261 search results - page 29 / 53 » Effect of time delay on telesurgical performance |
101
click to vote
ASPDAC
1998
ACM
15 years 6 months ago
1998
ACM
ABSTRACT - This paper presents a new design flow, FPDSiMPA, and a set of techniques for synthesizing high-performance sub-half micron logic circuits. FPD-SiMPA consists of logic p...
136
click to vote
INFOCOM
2012
IEEE
13 years 4 months ago
2012
IEEE
—This paper proposes LBA, a lifetime balanced data aggregation scheme for asynchronous and duty cycle sensor networks under an application-specific requirement of end-to-end dat...
135
click to vote
TCAD
2008
15 years 1 months ago
2008
We present an efficient optimization scheme for gate sizing in the presence of process variations. Our method is a worst-case design scheme, but it reduces the pessimism involved i...
106
click to vote
CODES
2009
IEEE
15 years 5 months ago
2009
IEEE
In this paper, we propose an effective automatic generation approach for a Cycle-Count Accurate Memory Model (CCAMM) from the Clocked Finite State Machine (CFSM) of the Cycle Accu...
138
click to vote
ISCA
1995
IEEE
15 years 5 months ago
1995
IEEE
For many programs, especially integer codes, untolerated load instruction latencies account for a significant portion of total execution time. In this paper, we present the desig...