Sciweavers

283 search results - page 26 / 57
» Effective Program Verification for Relaxed Memory Models
Sort
View
IEEEPACT
2009
IEEE
15 years 6 months ago
Interprocedural Load Elimination for Dynamic Optimization of Parallel Programs
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
Rajkishore Barik, Vivek Sarkar
91
Voted
SAS
2007
Springer
126views Formal Methods» more  SAS 2007»
15 years 5 months ago
Hierarchical Pointer Analysis for Distributed Programs
We present a new pointer analysis for use in shared memory programs running on hierarchical parallel machines. The analysis is motivated by the partitioned global address space lan...
Amir Kamil, Katherine A. Yelick
HPCA
2008
IEEE
16 years 2 days ago
Supporting highly-decoupled thread-level redundancy for parallel programs
The continued scaling of device dimensions and the operating voltage reduces the critical charge and thus natural noise tolerance level of transistors. As a result, circuits can p...
M. Wasiur Rashid, Michael C. Huang
PLDI
2009
ACM
15 years 6 months ago
Parallelizing sequential applications on commodity hardware using a low-cost software transactional memory
Multicore designs have emerged as the mainstream design paradigm for the microprocessor industry. Unfortunately, providing multiple cores does not directly translate into performa...
Mojtaba Mehrara, Jeff Hao, Po-Chun Hsu, Scott A. M...
DEBU
2008
100views more  DEBU 2008»
14 years 11 months ago
WAVE: Automatic Verification of Data-Driven Web Services
Data-driven Web services, viewed broadly as interactive systems available on the Web for users and programs, provide the backbone for increasingly complex Web applications. While ...
Alin Deutsch, Victor Vianu