283 search results - page 31 / 57 » Effective Program Verification for Relaxed Memory Models |
125
click to vote
CCGRID
2010
IEEE
15 years 3 months ago
2010
IEEE
Although shared memory programming models show good programmability compared to message passing programming models, their implementation by page-based software distributed shared m...
118
click to vote
DAC
1998
ACM
15 years 6 months ago
1998
ACM
—Functional simulation is still the primary workhorse for verifying the functional correctness of hardware designs. Functional verification is necessarily incomplete because it i...
111
click to vote
ESOP
2010
Springer
15 years 11 months ago
2010
Springer
Transient faults are single-shot hardware errors caused by high energy particles from space, manufacturing defects, overheating, and other sources. Such faults can be devastating f...
110
click to vote
DAC
2005
ACM
16 years 2 months ago
2005
ACM
We present an efficient optimization scheme for gate sizing in the presence of process variations. Using a posynomial delay model, the delay constraints are modified to incorporat...
144
click to vote
AMC
2011
14 years 5 months ago
2011
：In this paper, a novel supervised dimensionality reduction method is developed based on both the correlation analysis and the idea of large margin learning. The method aims to m...