Sciweavers

345 search results - page 24 / 69
» Effective memory protection using dynamic tainting
Sort
View
ICCD
2002
IEEE
122views Hardware» more  ICCD 2002»
15 years 6 months ago
Using Offline and Online BIST to Improve System Dependability - The TTPC-C Example
Fault-tolerant distributed real-time systems are presently facing a lot of new challenges. Although many techniques provide effective masking of node failures on the architectural...
Andreas Steininger, Johann Vilanek
VLSID
2002
IEEE
96views VLSI» more  VLSID 2002»
15 years 2 months ago
Strategies for Improving Data Locality in Embedded Applications
This paper introduces a dynamic layout optimization strategy to minimize the number of cycles spent in memory accesses in a cache-based memory environment. In this approach, a giv...
N. E. Crosbie, Mahmut T. Kandemir, Ibrahim Kolcu, ...
CTRSA
2006
Springer
146views Cryptology» more  CTRSA 2006»
15 years 1 months ago
Cache Attacks and Countermeasures: The Case of AES
We describe several software side-channel attacks based on inter-process leakage through the state of the CPU's memory cache. This leakage reveals memory access patterns, whic...
Dag Arne Osvik, Adi Shamir, Eran Tromer
ASPLOS
2012
ACM
13 years 5 months ago
Comprehensive kernel instrumentation via dynamic binary translation
Dynamic binary translation (DBT) is a powerful technique that enables fine-grained monitoring and manipulation of an existing program binary. At the user level, it has been emplo...
Peter Feiner, Angela Demke Brown, Ashvin Goel
KI
2002
Springer
14 years 9 months ago
Acquisition of Landmark Knowledge from Static and Dynamic Presentation of Route Maps
This contribution reports on ongoing collaborative research at the University of Stanford, Department of Psychology, and the University of Hamburg, Department for Informatics. Ext...
Paul U. Lee, Heike Tappe, Alexander Klippel