345 search results - page 49 / 69 » Effective memory protection using dynamic tainting |
ICS
1998
Tsinghua U.
15 years 1 months ago
1998
Tsinghua U.
In order to achieve high performance, contemporary microprocessors must effectively process the four major instruction types: ALU, branch, load, and store instructions. This paper...
195
Voted
POPL
2009
ACM
15 years 10 months ago
2009
ACM
Speed improvements in today's processors have largely been delivered in the form of multiple cores, increasing the importance of ions that ease parallel programming. Software...
106
click to vote
ISCA
2007
IEEE
15 years 4 months ago
2007
IEEE
The commonly used LRU replacement policy is susceptible to thrashing for memory-intensive workloads that have a working set greater than the available cache size. For such applica...
RAID
2007
Springer
15 years 3 months ago
2007
Springer
Spyware infections are becoming extremely pervasive, posing a grave threat to Internet users’ privacy. Control of such an epidemic is increasingly difficult for the existing def...
CORR
2010
Springer
14 years 8 months ago
2010
Springer
Due to lack of the infrastructure, open peer-to-peer architecture, shared wireless medium, limited resource constraints and highly dynamic topology, MANETs (Mobile Adhoc Networks) ...